[1]杜斐,田泽,许宏杰,等.一种高效的视频编码系统存储器接口的验证[J].计算机技术与发展,2014,24(04):186-188.
 DU Fei,TIAN Ze,XU Hong-jie,et al.An Efficient Verification of Memory Interface Module of Video Coding System[J].,2014,24(04):186-188.
点击复制

一种高效的视频编码系统存储器接口的验证()
分享到:

《计算机技术与发展》[ISSN:1006-6977/CN:61-1281/TN]

卷:
24
期数:
2014年04期
页码:
186-188
栏目:
应用开发研究
出版日期:
2014-04-30

文章信息/Info

Title:
An Efficient Verification of Memory Interface Module of Video Coding System
文章编号:
1673-629X(2014)04-0186-03
作者:
杜斐田泽许宏杰卢俊
中国航空计算技术研究所
Author(s):
DU FeiTIAN ZeXU Hong-jieLU Jun
关键词:
验证平台BFM测试用例
Keywords:
verification platformBFMtestcase
分类号:
TP39
文献标志码:
A
摘要:
存储器接口是某高清音视频编码芯片的核心IP之一,用于快速高效地存储和读取编码过程中产生的大量中间数据,主要包括运动估计、宏块信息、去块滤波和码流数据等,因此对其功能正确性的验证具有重要意义。由于采用传统的定向测试方法对其验证很难遍历到所有情况,而将定向测试和随机测试两者结合起来,能大量减小测试向量的开发。文中提出一种存储器接口验证解决方案,通过对仿真验证结果和代码覆盖率的统计分析,证明采用该方法能高效地检查出设计的缺陷,缩减了验证花费的时间。
Abstract:
The memory interface is one important IP core of audio and video encoding chip. It can efficiently cache a large number of in-termediate data of video coding processing,including motion estimation,macro block information,block filtering and streaming data and so on,and therefore its correct functional verification has great significance. Using the traditional directional test method on its validation will be difficult to traverse all cases. Combined directional test and random test,can significantly reduce the test stimulus development. It proposes an efficient verification of memory interface module,through the statistical analysis of simulation and the coverage rate,prove that the method can effectively check the design defects,reducing verification time.

相似文献/References:

[1]马宁 李玲 田泽 许宏杰.ARINC659总线协议芯片的仿真验证[J].计算机技术与发展,2010,(01):201.
 MA Ning,LI Ling,TIAN Ze,et al.Implementation of ARINC 659 Bus Interface Chip Verification Platform[J].,2010,(04):201.
[2]韩霞 杨洪斌 吴悦.面向SoC的事务级验证研究[J].计算机技术与发展,2007,(03):33.
 HAN Xia,YANG Hong-bin,WU Yue.SoC- Oriented Transaction- Based Verification Methodology[J].,2007,(04):33.
[3]王玉欢 田泽 蔡叶芳.RapidIO IP核的验证方法研究[J].计算机技术与发展,2011,(07):183.
 WANG Yu-huan,TIAN Ze,CAI Ye-fang.Verification Method Research for RapidIO IP Core[J].,2011,(04):183.
[4]王婷 田泽 许宏杰 胡小婷.MPEG-2/4AAC音频编码模块的验证[J].计算机技术与发展,2012,(07):57.
 WANG Ting,TIAN Ze,XU Hong-jie,et al.Verification of MPEG-2/4 AAC Audio Encoder Module[J].,2012,(04):57.
[5]马宁,田泽,史嘉涛,等.AS5643协议处理FPGA的仿真验证[J].计算机技术与发展,2014,24(05):153.
 MA Ning,TIAN Ze,SHI Jia-tao,et al.Simulation Verification of AS5643 Protocol Processing FPGA[J].,2014,24(04):153.
[6]刘承禹,田泽,赵强,等.多总线接口信号处理SoC虚拟验证平台的实现[J].计算机技术与发展,2014,24(10):51.
 LIU Cheng-yu,TIAN Ze,ZHAOQiang,et al.Implementation of Virtual Verification Platform for Multibus Interface Signal Processing SoC[J].,2014,24(04):51.
[7]王婷,马超,田泽. 基于PowerPC架构的通用处理器系统虚拟验证[J].计算机技术与发展,2016,26(04):136.
 WANG Ting,MA Chao,TIAN Ze. Virtual Verification of General Processor System Based on PowerPC Architecture[J].,2016,26(04):136.
[8]徐文进,田泽,郑新建,等. 1394总线物理层芯片虚拟验证关键技术研究[J].计算机技术与发展,2016,26(05):162.
 XU Wen-jin,TIAN Ze,ZHENG Xin-jian,et al. Research on Key Technology of 1394 Bus PHY Chip Virtual Verification[J].,2016,26(04):162.
[9]徐文进,田泽,王世中,等. 一种基于UVM加快功能验证收敛的方法[J].计算机技术与发展,2016,26(06):111.
 XU Wen-jin,TIAN Ze,WANG Shi-zhong,et al. A Method of Speeding up Convergence Functional Verification Based on UVM[J].,2016,26(04):111.
[10]魏美荣,田 泽,王宣明,等.一种基于 UVM 的高层次化 1394 链路层验证方法[J].计算机技术与发展,2021,31(09):143.[doi:10. 3969 / j. issn. 1673-629X. 2021. 09. 024]
 WEI Mei-rong,TIAN Ze,WANG Xuan-ming,et al.A High Hierarchy 1394 Link Layer Verification Method Based on UVM[J].,2021,31(04):143.[doi:10. 3969 / j. issn. 1673-629X. 2021. 09. 024]

更新日期/Last Update: 1900-01-01