[1]叶亚峰,张宁,寇金桥,等.基于FPGA的VPX型智能加速模块的设计与实现[J].计算机技术与发展,2024,34(10):8-15.[doi:10.20165/j.cnki.ISSN1673-629X.2024.0199]
　YE Ya-feng,ZHANG Ning,KOU Jin-qiao,et al.Design and Implementation of VPX Intelligent Acceleration Module Based on FPGA[J].,2024,34(10):8-15.[doi:10.20165/j.cnki.ISSN1673-629X.2024.0199]
点击复制

基于FPGA的VPX型智能加速模块的设计与实现()

《计算机技术与发展》[ISSN:1006-6977/CN:61-1281/TN]

卷:
34
期数:
2024年10期
页码:
8-15
栏目:
嵌入式计算
出版日期:
2024-10-10

文章信息/Info

Title:
Design and Implementation of VPX Intelligent Acceleration Module Based on FPGA
文章编号:
1673-629X(2024)10-0008-08
作者:
叶亚峰; 张宁; 寇金桥; 王昕
中国航天科工集团第二研究院 七〇六所,北京 100854
Author(s):
YE Ya-feng; ZHANG Ning; KOU Jin-qiao; WANG Xin
Institute 706,Second Academy of China Aerospace Science and Industry Corporation,Beijing 100854,China
关键词:
智能计算单元; 现场可编程门阵列; 目标检测; 智能加速模块; 深度学习处理单元; 自动编译工具
Keywords:
intelligent computing unit;  field programmable gate array; object detection; intelligent acceleration module;  deep learning processing unit; automatic compilation tool
分类号:
TP391.41
DOI:
10.20165/j.cnki.ISSN1673-629X.2024.0199
摘要:
针对航空航天领域中智能计算单元运行环境恶劣、智能算法推理速度要求高以及模型部署过程复杂的问题,设计并实现了一种基于国产现场可编程门阵列(FPGA)的智能加速模块。 该加速模块接口符合高速串行总线标准(VPX)规范,具有较好的机械结构和环境适应性,支持深度学习目标检测等算法的推理加速。 在 FPGA 芯片、DDR 内存、电源转换模块等核心元器件的硬件选型符合国产化要求的基础上,完成硬件电路设计,得到智能加速模块实物。 以目标检测算法为例,使用设计的自动编译工具将权重文件和模型文件部署到智能加速模块上进行推理计算,实验证明了智能加速模块具有较好的环境适应性、部署便捷性以及计算加速性能,且加速比约为国产中央处理器(CPU)的 4. 47 倍。
Abstract:
We designed and implemented an intelligent acceleration module based on domestic FPGA to address the issues of poor operating environment, high requirements for intelligent algorithm inference speed, and complex algorithm deployment process in aerospace field intelligent computing units. The module interface complies with the VPX standard specifications,has better mechanical structure and environmental adaptability,and supports inference acceleration of deep learning object detection algorithms. Based on the hardware selection of core components such as FPGA chips,DDR memory,and power conversion modules that meet the requirements oflocalization,the hardware circuit design is completed to obtain the actual intelligent acceleration module. Taking target detection algorithm as an example, the module deployed weight files and model files onto the intelligent acceleration module for inference calculation using the designed automatic compilation tool. The experiment proved that the intelligent acceleration module has great envi-ronmental adaptability,deployment convenience,and good computational acceleration performance,and the acceleration ratio is about 4.47 times than that of domestic CPUs.

相似文献/References:

[1]卢俊文 郑鹭斌 于忠清.基于IP核的多UART扩展及其FPGA实现[J].计算机技术与发展,2010,(06):188.
　LU Jun-wen,ZHENG Lu-bin,YU Zhong-qing.The Extension of Multi-UART Based on IP Core and Implementation in FPGA[J].,2010,(10):188.
[2]杨益 方潜生 高翠云.求解TSP问题的遗传算法硬件实现[J].计算机技术与发展,2009,(04):54.
　YANG Yi,FANG Qian-sheng,GAO Cui-yun.Implementation of Hardware Based on Genetic Algorithm for Solving TSP Problem[J].,2009,(10):54.
[3]杨益 方潜生 范庆春.基于Handel—C的完全内部硬件进化设计[J].计算机技术与发展,2009,(04):239.
　YANG Yi,FANG Oian-sheng,FAN Oing-chun.Complete Intrinsic EHW Design Based on Handel- C[J].,2009,(10):239.
[4]杨益 方潜生.基于FPGA的九区图控制策略优化设计[J].计算机技术与发展,2008,(08):199.
　YANG Yi,FANG Qian-sheng.Optimization Design of Nine - Zone Diagram Control strategy Based on FPGA[J].,2008,(10):199.
[5]吴其达 吴皓威 刘晓明 欧静兰.一种基于SRAM的FPGA的加密方法[J].计算机技术与发展,2008,(10):148.
　WU Qi-da,WU Hao-wei,LIU Xiao-ming,et al.An Encryption Method of SRAM- Based FPGA[J].,2008,(10):148.
[6]杨益 方潜生 潘亚林 武江.基于Handel-C的电容器组投切控制设计[J].计算机技术与发展,2007,(11):215.
　YANG Yi,FANG Qian-sheng,PAN Ya-lin,et al.Design of Capacitor Group Switch Control Based on Handel- C[J].,2007,(10):215.
[7]武玉华 周玉坤 杨泽锐 刘小军 纪昌斌.出租车计价系统的FPGA设计[J].计算机技术与发展,2007,(12):187.
　WU Yu-hua,ZHOU Yu-kun,YANG Ze-rui,et al.FPGA Design of the Taximeter[J].,2007,(10):187.
[8]杨益 方潜生.基于Handel—C的伪随机数发生器的设计与实现[J].计算机技术与发展,2006,(12):124.
　YANG Yi,FANG Qian-sheng.Design and Implementation of Pseudo-Random Number Generator Based on Handel- C[J].,2006,(10):124.
[9]陈涛 陈利学 刘巧 张平.基于OFDM的井下遥测系统的FPGA实现[J].计算机技术与发展,2010,(10):215.
　CHEN Tao,CHEN Li-xue,LIU Qiao,et al.Implementation of OFDM Based Wireline-Logging Data Transmission System with FPGA[J].,2010,(10):215.
[10]王创伟 丁国良 尹文龙 常小龙.基于FPGA的DES掩码算法硬件设计与实现[J].计算机技术与发展,2011,(04):160.
　WANG Chuang-wei,DING Guo-liang,YIN Wen-long,et al.Hardware Design and Implementation of DES Masking Algorithm Based on FPGA Platform[J].,2011,(10):160.

更新日期/Last Update: 2024-10-10