[1]汪永峰,卜 刚.基于 SystemC 参考模型的 UVM 验证平台设计[J].计算机技术与发展,2021,31(07):75-80.[doi:10. 3969 / j. issn. 1673-629X. 2021. 07. 013]
　WANG Yong-feng,BU Gang.Design of UVM Verification Platform Based on SystemC Reference Model[J].,2021,31(07):75-80.[doi:10. 3969 / j. issn. 1673-629X. 2021. 07. 013]
点击复制

基于 SystemC 参考模型的 UVM 验证平台设计()
分享到：

《计算机技术与发展》[ISSN:1006-6977/CN:61-1281/TN]

卷:
31
期数:
2021年07期
页码:
75-80
栏目:
系统工程
出版日期:
2021-07-10

文章信息/Info

Title:
Design of UVM Verification Platform Based on SystemC Reference Model
文章编号:
1673-629X(2021)07-0075-06
作者:
汪永峰; 卜 刚
南京航空航天大学 电子信息工程学院,江苏 南京 211106
Author(s):
WANG Yong-feng; BU Gang
School of Electronic Information Engineering,Nanjing University of Aeronautics and Astronautics,Nanjing 211106,China
关键词:
芯片验证; UVM; SystemC; UVM Connect; 覆盖率
Keywords:
chip verification; UVM; SystemC; UVM Connect; coverage
分类号:
TP33
DOI:
10. 3969 / j. issn. 1673-629X. 2021. 07. 013
摘要:
随着集成电路设计复杂度的不断提高,作为芯片开发周期中重要一环的芯片验证已经出现了逐渐乏力的趋势, 传统的验证主要使用直接测试的方法,验证工程师们需要编写大量定向测试用例来满足验证的需求, 这个过程既费时又费力, 因此需要寻找新的验证方法来加快验证速度, 提高验证效率。 基于 SystemC 语言具有的强大的高层次建模能力以及UVM 验证方法学具有的激励随机化、复用性高、以覆盖率为导向等诸多优势,结合 SystemC 语言和 UVM 验证方法学来搭建验证平台。 使用基于 SystemVerilog 语言的 UVM 验证方法学搭建验证环境,并将 SystemC 语言编写的模型作为参考模型接进 UVM 验证平台,对超高频射频识别数字基带处理单元中读写器发送链路进行验证,统计覆盖率。 结果表明,代码覆盖率和功能覆盖率均达到 100% ,满足了芯片验证要求,相比于传统验证方法有效地缩短了验证时间,提高了验证效率。
Abstract:
With the increasing complexity of integrated circuit ( IC) design,chip verification,as an important part of chip development cycle,has become increasingly weak. Traditional verification mainly uses direct testing methods. Verification engineers need to write a large number of directional test cases to meet the requirements of verification. This process is time-consuming and laborious,so it is necessary to find new verification methods to speed up verification and improve verification efficiency. Based on the powerful high-level modeling capability of SystemC language and the advantages of UVM verification methodology such as incentive randomization,high reusability and coverage orientation,a verification platform is built by combining SystemC language and UVM. The UVM based on SystemVerilog language is used to build the verification environment, and the model coding by SystemC language is connected into the UVM verification platform as the reference model to verify the UHF RFID physical layer forward link base band circuit. The results show that the code coverage and function coverage reach 100% ,which meet the chip verification requirements. Compared to traditional verification methods,it greatly shortens the verification time and improves the verification efficiency.

相似文献/References:

[1]王世中,田泽,吴晓成,等.基于UVM实现时间同步电路的功能验证[J].计算机技术与发展,2013,(07):183.
　WANG Shi-zhong,TIAN Ze,WU Xiao-cheng,et al.Function Verification of Time Synchronization Circuit Based on UVM[J].,2013,(07):183.
[2]徐文进,田泽,王世中,等. 一种基于UVM加快功能验证收敛的方法[J].计算机技术与发展,2016,26(06):111.
　XU Wen-jin,TIAN Ze,WANG Shi-zhong,et al. A Method of Speeding up Convergence Functional Verification Based on UVM[J].,2016,26(07):111.
[3]魏美荣,田 泽,王世中,等.一种 1394 总线事务层功能验证关键技术研究[J].计算机技术与发展,2021,31(08):69.[doi:10. 3969 / j. issn. 1673-629X. 2021. 08. 012]
　WEI Mei-rong,TIAN Ze,WANG Shi-zhong,et al.Research on Key Technologies of a 1394 Bus Transaction Layer Function Verification[J].,2021,31(07):69.[doi:10. 3969 / j. issn. 1673-629X. 2021. 08. 012]
[4]魏美荣,田 泽,王宣明,等.一种基于 UVM 的高层次化 1394 链路层验证方法[J].计算机技术与发展,2021,31(09):143.[doi:10. 3969 / j. issn. 1673-629X. 2021. 09. 024]
　WEI Mei-rong,TIAN Ze,WANG Xuan-ming,et al.A High Hierarchy 1394 Link Layer Verification Method Based on UVM[J].,2021,31(07):143.[doi:10. 3969 / j. issn. 1673-629X. 2021. 09. 024]

更新日期/Last Update: 2021-07-10