[1]邵刚,田泽,李世杰,等. 一种高速SERDES抖动容限的高效仿真验证方法[J].计算机技术与发展,2015,25(07):217-220.
　SHAO Gang,TIAN Ze,LI Shi-jie,et al. A Highly Efficient Simulation Verification Method for High Speed SERDES Jitter Tolerance[J].,2015,25(07):217-220.
点击复制

 一种高速SERDES抖动容限的高效仿真验证方法()
分享到：

《计算机技术与发展》[ISSN:1006-6977/CN:61-1281/TN]

卷:
25
期数:
2015年07期
页码:
217-220
栏目:
应用开发研究
出版日期:
2015-07-10

文章信息/Info

Title:
 A Highly Efficient Simulation Verification Method for High Speed SERDES Jitter Tolerance
文章编号:
1673-629X（2015)07-0217-04
作者:
 邵刚; 田泽; 李世杰; 吕俊盛
 中航工业西安航空计算技术研究所
Author(s):
 SHAO Gang; TIAN Ze; LI Shi-jie; Lü Jun-sheng
关键词:
 ; SERDES; 抖动容限; 验证; CDR; 时钟恢复电路
Keywords:
 ; SERDES;  jitter tolerance; verification; CDR; clock recovery circuit
分类号:
TP301
文献标志码:
A
摘要:
 文中针对高速SERDES总线接收端的验证提出了一种抖动容限验证方法,有效降低了流片风险。由于受温度、布线、信道寄生的影响较大,高速SERDES需要保证在恶劣信道,尤其是大的抖动干扰时仍能稳定工作,设计阶段对接收电路抗抖动特性的评估是一个复杂的验证过程,鲜有报道。文中基于对PCIE,SRIO,FC等信道和协议的研究,提出一种快速高效的RX端抖动容限的验证评估方法。经验证采用该模型能方便准确地评估RX的特性,经电路流片后,实际测试表明,采用该方法评估的抖动容限结果与测试结果精确符合,可在设计阶段显著优化RX的性能,并大幅降低流片的风险。
Abstract:
 Aiming at high speed SERDES bus validation at the receiving end,put forward a jitter tolerance verification method,effectively reducing the risk of a flow chip. For many factor can affect SERDES,such as temperature,wiring and the parasitic of channel,it needs to work stably in many cases,the assessment of jitter characteristics for the receiving circuit in design phase is a complex validation process, with few reports. Based on the protocol of PCIE,SRIO and FC,a fast and efficient verification and evaluation method is proposed for RX end jitter tolerance. The model proposed in this method can accurately assess the convenient characteristics of RX. The test result indicates that the jitter tolerance evaluated by the model can tally with the test results accurately,significantly optimizing the performance of RX in design stage and reducing the risk of flow chip largely.

相似文献/References:

[1]王查散,王东岳,高文辉.巨型数字阵列光传输系统设计[J].计算机技术与发展,2013,(08):242.
　WANG Cha-san,WANG Dong-yue,GAO Wen-hui.Design of Huge-DAR Fiber-optic Transmission System[J].,2013,(07):242.
[2]王治,田泽,黎小玉,等.一种IEEE1394物理层IP的FPGA原型验证方法[J].计算机技术与发展,2014,24(05):117.
　WANG Zhi,TIAN Ze,LI Xiao-yu,et al.FPGA Prototype Verification Method for IEEE1394 Physical Layer IP[J].,2014,24(07):117.
[3]张志宏,吴庆波,邵立松,等.基于飞腾平台TOE协议栈的设计与实现[J].计算机技术与发展,2014,24(07):1.
　ZHANG Zhi-hong,WU Qing-bo,SHAO Li-song,et al. Design and Implementation of TCP/IP Offload Engine Protocol Stack Based on FT Platform[J].,2014,24(07):1.
[4]梁文快,李毅. 改进的基因表达算法对航班优化排序问题研究[J].计算机技术与发展,2014,24(07):5.
　LIANG Wen-kuai,LI Yi. Research on Optimization of Flight Scheduling Problem Based on Improved Gene Expression Algorithm[J].,2014,24(07):5.
[5]黄静,王枫,谢志新,等. EAST文档管理系统的设计与实现[J].计算机技术与发展,2014,24(07):13.
　HUANG Jing,WANG Feng,XIE Zhi-xin,et al. Design and Implementation of EAST Document Management System[J].,2014,24(07):13.
[6]侯善江[],张代远[][][]. 基于样条权函数神经网络P2P流量识别方法[J].计算机技术与发展,2014,24(07):21.
　HOU Shan-jiang[],ZHANG Dai-yuan[][][]. P2P Traffic Identification Based on Spline Weight Function Neural Network[J].,2014,24(07):21.
[7]李璨,耿国华,李康,等. 一种基于三维模型的文物碎片线图生成方法[J].计算机技术与发展,2014,24(07):25.
　LI Can,GENG Guo-hua,LI Kang,et al. A Method of Obtaining Cultural Debris’ s Line Chart Based on Three-dimensional Model[J].,2014,24(07):25.
[8]翁鹤,皮德常. 混沌RBF神经网络异常检测算法[J].计算机技术与发展,2014,24(07):29.
　WENG He,PI De-chang. Chaotic RBF Neural Network Anomaly Detection Algorithm[J].,2014,24(07):29.
[9]刘茜[],荆晓远[],李文倩[],等. 基于流形学习的正交稀疏保留投影[J].计算机技术与发展,2014,24(07):34.
　LIU Qian[],JING Xiao-yuan[,LI Wen-qian[],et al. Orthogonal Sparsity Preserving Projections Based on Manifold Learning[J].,2014,24(07):34.
[10]尚福华,李想,巩淼. 基于模糊框架-产生式知识表示及推理研究[J].计算机技术与发展,2014,24(07):38.
　SHANG Fu-hua,LI Xiang,GONG Miao. Research on Knowledge Representation and Inference Based on Fuzzy Framework-production[J].,2014,24(07):38.
[11]胡曙凡,田泽,邵刚. 一种SerDes的高效集成可测试性设计[J].计算机技术与发展,2015,25(04):204.
　HU Shu-fan,TIAN Ze,SHAO Gang. A Highly Efficient and Integrated Design for Testability of SerDes[J].,2015,25(07):204.
[12]唐龙飞,田泽,邵刚. 一种多协议统一架构CMOS Serdes发送器电路设计[J].计算机技术与发展,2015,25(05):131.
　TANG Long-fei,TIAN Ze,SHAO Gang. Design of a Multi Protocol Unified Architecture CMOS Serdes Transmitter Circuit[J].,2015,25(07):131.
[13]蔡叶芳,田泽,邵刚,等. 一种高速数模混合倒装芯片协同仿真技术研究[J].计算机技术与发展,2015,25(06):56.
　CAI Ye-fang,TIAN Ze,SHAO Gang,et al. Research on a High Speed Transceiver Co-simulation Technology with Flip-chip Package[J].,2015,25(07):56.

更新日期/Last Update: 2015-09-08