[1]袁焱 李晋文 曹跃胜 胡军.PCIE2．0的超远距离传输实现[J].计算机技术与发展,2011,(10):150-153.
　YUAN Yan,LI Jin-wen,CAO Yue-sheng,et al.Achieve Ultra-Long-Distance Transmission PCIE2.0[J].,2011,(10):150-153.
点击复制

PCIE2．0的超远距离传输实现()
分享到：

《计算机技术与发展》[ISSN:1006-6977/CN:61-1281/TN]

卷:
期数:
2011年10期
页码:
150-153
栏目:
应用开发研究
出版日期:
1900-01-01

文章信息/Info

Title:
Achieve Ultra-Long-Distance Transmission PCIE2.0
文章编号:
1673-629X（2011）10-0150-04
作者:
袁焱 李晋文 曹跃胜 胡军
国防科技大学计算机学院
Author(s):
YUAN Yan;  LI Jin-wen;  CAO Yue-sheng;  HU Jun
School of Computer Science, National University of Defense Technology
关键词:
PCIE2．0; 信号完整性; 中继
Keywords:
PCIE2.0 ;  signal integrity ;  repeater
分类号:
TN915
文献标志码:
A
摘要:
PCIE2．0作为用于芯片间和板间互连的、高性能、点对点、基于报文互换的新型I／O互连技术，已被公认为行业的标准，在计算机系统中得到了广泛应用。PCIE2．0在物理层采用基于SERDES的串行通信技术，数据传输速率可达5Gbps，最多支持32通道。随着信号频率的增加，信号完整性问题变得日益突出，衰减、串扰和抖动的共同作用导致信号严重失真，传输距离受到限制。采用一种高效能的中继芯片，对PCIE2．0总线高速串行信号进行中继，实现了远距离传输，并在、实际系统中得到了验证
Abstract:
PCIE2.0 as between chips and boards used for interconnects, high-performance, point-based message exchange in the new I / O interconnect technology, has been recognized as the industry standard in the computer system has been widely used. PCIE2.0 at the physical layer of serial communication based SERDES technology, data transmission rates up to 5Gbps, the total number of channels up to 32 channels. With the increase in signal frequency, signal integrity issues become increasingly prominent, attenuation, crosstalk and jitter jointly lead to serious distortion of the signal transmission distance is limited. A high-performance relay chip, high-speed serial bus for PCIE2.0 to relay the signal to achieve the long-distance transmission, and in the actual system has been verified

相似文献/References:

[1]卢俊,颜哲,田泽. 基于PLB双总线高速存储接口的设计与实现[J].计算机技术与发展,2015,25(04):233.
　LU Jun,YAN Zhe,TIAN Ze. Design and Implementation of High Speed Memory Interface Based on Dual-PLB-slaves[J].,2015,25(10):233.

备注/Memo

备注/Memo:
国家自然科学基金（60873212）袁焱（1982-），男，硕士研究生，研究方向为高速信号仿真；李晋文，副研究员，博士，研究方向为计算机系统结构、高速信号传输
更新日期/Last Update: 1900-01-01